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Application of the Cavity Model to Lossy
Power-Return Plane Structures in
Printed Circuit Boards
Minjia Xu, Member, IEEE, Hao Wang, Member, IEEE, and Todd H. Hubing, Senior Member, IEEE

Abstract—Power-return plane pairs in printed circuit boards
are often modeled as resonant cavities. Cavity models can be used
to calculate transfer impedance parameters used to predict levels
of power bus noise. Techniques for applying the cavity model to
lossy printed circuit board geometries rely on a low-loss assumption in their derivations. Boards that have been designed to damp
power bus resonances (e.g., boards with embedded capacitance)
generally violate this low-loss assumption. This paper investigates
the validity of the cavity model when applied to printed circuit
board structures where the board resonances are significantly
damped. Cavity modeling results for sample lossy power-return
plane structures are validated using a three-dimensional full wave
numerical code. A simple method is also established to check the
validity of the cavity model for a power-return plane structure
with imperfect conductors and lossy dielectric substrates.
Index Terms—Cavity theory, conductive loss, dielectric loss,
embedded capacitance, model validation, power bus impedance,
power bus modeling, power plane, propagation constant, return
plane.

I. INTRODUCTION

W

ITH operational frequencies exceeding 1 GHz and
working voltages continuing to decrease in high-speed
digital products, power bus design and modeling are becoming
more critical. Transient noise voltage due to sudden surges
of the current drawn by active devices from the power bus
can cause excessive delays, false switching, and other signal
integrity problems. This noise voltage can also drive the printed
circuit board and any attached cables resulting in radiated
electromagnetic interference (EMI). In order to develop a systematic power bus design strategy, the fundamental properties
of power bus structures commonly used in current high-speed
products need to be explored.
Multilayer printed circuit boards (PCBs) and multichip modules (MCMs) often employ solid power-return plane pairs for
power distribution. At low frequencies, the behavior of a powerreturn plane pair can be described by a lumped-element model
[1]. At frequencies where the dimensions of the board are not
electrically small, it is necessary to use complex distributed
models. General full wave numerical methods such as FDTD,
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FEM, MoM, and PEEC have been applied to model PCBs and
MCMs with power-return plane pairs successfully. However,
these models are relatively complex, and they require a significant amount of time and expertise to implement properly.
Several investigators have used a resonant cavity model to
characterize power-return plane structures [2]–[8]. Compared
to full wave numerical modeling techniques, the cavity model is
relatively simple and computationally efficient. Using the cavity
model, the transfer impedance between any two locations on a
power-return plane pair is expressed as a double infinite sum
where each term corresponds to an eigenmode of the cavity.
Equivalent circuits for the power-return plane structure can then
be extracted and utilized in simulations of PCBs and MCMs involving power-return plane pairs. A populated printed circuit
board can be modeled as a multi-port circuit network where
components and devices are interconnected by an impedance
matrix representing the power-return plane pair of the board [6],
[7]. The cavity model has also been extended to analyze PCBs
and MCMs with multiple solid planes in [8].
Previous research has demonstrated that the input and transfer
impedance of a low-loss power-return plane structure can be
approximately determined by the double infinite series expressions as long as the wave number in the expressions is replaced
by a complex propagation constant, which incorporates the dielectric and conductive losses in the structure [5]–[8]. Okoshi
derived the complex propagation constant by summing the attenuation constant due to the dielectric loss and the attenuation constant due to the conductive loss in a rectangular parallel
plane structure [3]. Ramo derived the complex propagation constant by solving for the field distribution in a parallel plate transmission line [9]. Both derivations assumed a low-loss parallel
plate structure composed of good conductors and good dielectric materials. Though it is commonly believed that the cavity
model should not be used to analyze high-loss structures, the
exact prerequisites for the validity of the cavity model have not
been clearly established.
Embedded capacitance technology uses ultra-thin power-return plane pairs for power distribution [10]. Recent research
has shown that embedded capacitance is a promising alternative
to discrete decoupling capacitors for reducing power bus noise
[11]. In particular, test boards with very thin (e.g., 10 m) dielectric materials were found to be the most effective in reducing
power bus noise and radiated EMI [12].
This paper studies the validity of the cavity model for powerreturn plane structures with ultra-thin dielectric substrates that
aren’t necessarily low-loss, such as those used in embedded
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capacitance boards. Board resonances in these structures are
significantly damped or essentially eliminated either by conductive losses in the planes or by dielectric losses in the substrates. A new method is proposed to calculate the complex
propagation constant that incorporates these dielectric and conductive losses. Using this complex propagation constant, the
cavity model can be adapted to power-return plane structures
with imperfect dielectric substrates and imperfect conductors.
The modeling results for sample lossy structures are corroborated by a three-dimensional (3-D) full-wave numerical code
[13]. A simple method is proposed to check whether a power-return plane structure can be accurately modeled as a cavity. The
validity of the cavity model for power-return plane structures
with typical embedded capacitance materials is examined using
this method.
II. CAVITY MODEL FOR POWER-RETURN PLANE PAIRS
When the spacing between the two solid planes is electrically
thin, a rectangular power-return plane pair can be modeled as a
TM cavity with two perfect electric conductor (PEC) walls and
four perfect magnetic conductor (PMC) sidewalls. The input
and transfer impedance of the power-return plane pair can be
obtained using a mode-expansion method resulting in

(1)
,
where , are dimensions of the board.
,
.
for
;
for
or
;
for
,
[3], [5],
and
[14]. In (1), is the spacing between two planes.
are the coordinates of the source and the observation
and
are the dimenports, respectively.
sions of these ports. The dimensions of the ports must be small
compared to a wavelength at the highest frequency of interest.
Equation (1) assumes that the structure is lossless. However,
power-return plane pairs in real printed circuit boards exhibit
losses due to the finite resistance of the copper walls, loss in the
dielectric, radiation loss, losses due to surface waves induced
on the outer surface of the copper, and losses due to the power
dissipated in the components. Conductive and dielectric losses
are generally more prominent than the radiation loss and the
surface wave loss. To calculate the impedance of an unpopulated
power-return plane pair, the real wave number, , in (1) has to
be modified to incorporate the dielectric and conductive losses
in the structure. Several investigators have proposed to replace
with a complex wave number given by
(2)

Fig. 1.
feed.

Geometry of the circular parallel plate structure with a

Z directional

where
is the loss tangent of the dielectric substrate and
is the skin depth of the plane conductors [3], [5]. This model accounts for the attenuation but neglects any changes to the phase
constant caused by the nonideal conductor and dielectric substrate. The overall attenuation factor, , is calculated by summing the attenuation factor due to the dielectric loss with the
attenuation factor due to the conductive loss.
Another method to modify the cavity model is to replace
the real wave number with a complex propagation constant .
An expression for can be obtained using a lumped-element
model of a radial transmission line. As illustrated in Fig. 1, the
two circular planes with the same radius are separated by a
thin layer of dielectric substrate with thickness equal to . The
structure is excited by a current source at its geometric center.
The cross-section of the coaxial current feed is represented by
an electrically small circle of radius . When the spacing between the two planes is electrically small, the only modes that
this structure can support are radial transmission line modes
with no field variation in the or directions. For a lossless
and
compocircular power-return plane pair, only the
nents are nonzero [9]. Due to the unique characteristics of the
field components in radial transmission lines, the circular parallel plate structure can be modeled as a transmission line with
per-unit-length inductance and capacitance that vary with the
distance from the center [15]
(3)
The circular parallel plane structure made of imperfect conductors and an imperfect dielectric substrate is discretized into an
. If
is elecarray of circular rings with the same width,
trically small, each circular ring represents a short piece of the
radial transmission line. Consequently, the circular parallel plate
structure can be modeled by an array of lumped-element circuits
as shown in Fig. 2. The per-unit-length inductance and capacitance are given in (3). The effect of the imperfect dielectric substrate is represented by the per-unit-length shunt conductance
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Fig. 2. Lumped-element model for lossy circular parallel plates.

that varies with the radius.
can be expressed in terms of
the loss tangent of the dielectric material as
(4)
The effect of the imperfect conductor is represented by the
. For typical power-return
per-unit-length series impedance
plane structures in printed circuit boards, the dc resistance
can be safely neglected above a couple of megahertz when
compared to the skin-effect losses. If both planes are made of
good conductors and the thickness of the planes is much greater
can be expressed in terms of the
than a skin depth, then
surface impedance of the conductor on the planes as

cation, shape, and dimensions of the feed port. In addition, it is
independent of the size and the shape of each conducting plane.
In other words, although it was derived using a radial transmission line model, the expression can be applied to electrically
thin parallel plane structures of arbitrary shapes with arbitrary
excitations.
Applying the same mode-expansion procedure as we did for
the lossless rectangular power-return plane structures while replacing the wave number with the complex propagation constant, the input and the transfer impedance of a power-return
plane pair with imperfect dielectric and imperfect conductors
can be expressed as

(5)
where

is the surface impedance given by
(6)

In (6), is the conductivity of the planes. The complex propagation constant can be calculated from the lumped-element
circuit model as
(7)
Substituting the expressions for ,
into (7) yields

,

and

from (3)–(6)

(8)
If the dielectric substrate is low loss, and the spacing between
the two planes is much thicker than the skin depth of the conductor on each plane, (8) can be approximated by the first two
terms of its binomial expansion as
(9)
Notice that the attenuation factor given in (9) is identical to the
attenuation factor in (2).
The expression for the complex propagation constant given
in (8) depends on the frequency, the spacing between the two
planes, and the material parameters. It is independent of the lo-

(10)
To validate the cavity model, the input impedance of a
15.6-cm by 10.6-cm double-sided FR4 board was calculated
with the wave number given in (2) and the complex propagation
constant given in (8), respectively. The dielectric layer between
the two solid planes was 30 mils thick with a relative permittivity equal to 3.86. The loss tangent of the FR4 dielectric
(according to the manufacturer) was 0.019 around 1 GHz.
The board was fed by an SMA connector at location (4.6 cm,
2.6 cm). The radius of the center conductor for the SMA
connector was 30 mils. The input impedance of this board was
measured using an HP4291A impedance analyzer from 1 MHz
to 1.8 GHz. The cavity model estimate for the magnitude of
the input impedance using (2) and (8) agreed pretty well with
the measurement as indicated in Fig. 3 [16]. At the cavity
resonance frequencies, the calculated resonant peaks were
slightly higher than the measurement results. This difference
may have been due to the frequency-dependent character of
the loss tangent or the PMC boundary assumption in the cavity
model, which neglected the fringing field at the board edges.
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Fig. 3. Input impedance of a 30-mil thick 15.6-cm by 10.6-cm double-side
FR4 test board fed by an SMA jack at location (4.6 cm, 2.6 cm): measurement
versus lossy cavity modeling results.

III. APPLICATION OF THE CAVITY MODEL
POWER-RETURN STRUCTURES

TO

LOSSY

A. Power-Return Plane Structures with Lossy Dielectric
Materials
In the derivation of the complex propagation constant given
in (8) and the impedance expression for a power-return plane
pair with imperfect conductors and imperfect dielectric substrate given in (10), we have made the following assumptions.
1) The substrate between two planes is electrically thin so
there is no field variation in the vertical direction within
the dielectric region.
2) The two planes are made of good conductors so that the
conduction current is much greater than the displacement
current within the conductor regions.
3) Each plane is much thicker than the skin depth of the
conductor.
The resulting expression for the complex propagation constant
given in (8) is identical to the expression given by Ramo in [9].
However, the derivation of (8) in Section II does not put specific
limitations on the loss-tangent of the dielectric.
To check the validity of the cavity model for power-return
plane pairs with lossy dielectric substrates, a 3-D hybrid
FEM/MoM numerical code, EMAP5, is used to corroborate
the input impedance calculated by expression (10). The details
of the formulation and a description of EMAP5 can be found
in [17]. In EMAP5, the source is generally modeled as a flat
current strip. While in the cavity model, it is more convenient
to treat the current source as a rectangular feed port. For a
rectangular microstrip patch structure, an electrically small
current strip of width can be replaced by a cylindrical current
source of radius equal to one-fourth of [18]. Furthermore, it
is suggested that for a rectangular power-return plane structure,
a coaxial feed can be represented by a square port whose
effective cross section is equal to the area of the circular feed
port [19]. According to these relations, the current strip source
used in EMAP5 is equivalent
of width centered at

Fig. 4. Input Impedance of a 20-mil 7.6-cm by 5.1-cm board with lossy
dielectric substrate.

to a square current feed port with each side equal to 0.443
in the cavity model.
The input impedance of a 7.6-cm by 5.1-cm board was calculated by EMAP5 and the cavity model with the complex wave
number given in (2) and the complex propagation constant given
in (8), respectively. The dielectric substrate between the two
copper planes was 20 mils thick with a relative permittivity
equal to 4.0 and a loss tangent equal to 0.5. In EMAP5, the
source was modeled as an 8-mil wide current strip that was parallel to the length of the board and centered at (2.8 cm, 2.6 cm).
In the cavity model, the feed port was modeled as a square centered at the same location with each side equal to 3.545 mils.
The calculated input impedance results are plotted in Fig. 4.
Due to the high dielectric loss tangent of the substrate, the board
resonances were essentially eliminated as indicated by all three
curves in Fig. 4. The cavity model results agree nicely with the
EMAP5 results up to 3 GHz. This demonstrates that the cavity
model is valid for this power-return plane pair despite the very
lossy dielectric substrate.
B. Ultra-Thin Power-Return Plane Structures in Embedded
Capacitance Boards
Besides the dielectric loss, the losses in the conductors on
both planes can also significantly damp or even eliminate resonances in a power-return plane pair. For example, embedded
capacitance boards generally employ ultra-thin power-return
plane pairs to greatly enhance the board capacitance. It was
found that the conductive loss in the planes is normally the
dominant loss mechanism in these ultra-thin power-return
plane structures. In fact, when the spacing between the two
planes is on the order of a skin depth in the plane conductor,
conductive losses alone can significantly damp or essentially
eliminate board resonances [16].
As shown in Section II, the finite conductivity of the conductor on the planes affects both the real and the imaginary
part of the complex propagation constant. By using the complex
propagation constant given in (8) instead of the approximation
given in (9), the impedance expression resulting from the cavity
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Fig. 5. Field pattern inside the dielectric substrate of a power-return plane pair
with imperfect conductors.

model does not require the spacing between the planes to be
much thicker than the skin depth of the plane conductors.
The 3-D full wave numerical code EMAP5 was used to validate the cavity model for ultra-thin power-return plane structures. The hypothetical board used for this study was 1.52-cm
by 1.02-cm with two graphite planes. It was necessary to reduce the size of the board and exaggerate the loss in the planes
in order to apply the full-wave model. These two planes were
separated by an 8-mil layer of embedded capacitance material
with a relative permittivity equal to 21.5 and a loss tangent equal
S/m for the graphite
to 0.04. With a conductivity of
planes, the 8-mil spacing was less than six skin-depths at 3 GHz.
The presence of the imperfect conductor planes created a fi, corresponding to the current
nite tangential electric field,
flowing along the conductor. Consequently, the overall electric
field at the boundary between the conductor and the dielectric
substrate was no longer perpendicular to the conducting planes
as illustrated in Fig. 5. In order to model this variation of the tangential electric field in the vertical direction, the dielectric substrate was divided into 3 layers and meshed into 20 600 tetrahedrons in the EMAP5 solution. The power and the return planes
were discretized into 3732 triangular patches. The source was
modeled as a 0.5-mil wide current strip parallel to the length of
the board and centered at (0.56 cm, 0.52 cm). Fig. 6 illustrates
the mesh employed around the current strip used in EMAP5. In
the cavity model, the feed port was modeled as a square centered at the same location with each side equal to 0.2215 mils.
Fig. 7 plots the input impedance calculated by EMAP5 as well
as by the original cavity model with the complex wave number
given in (2) and the lossy cavity model with the complex propagation constant given in (8). In all three curves, board resonances are significantly damped due to the conductive losses
in both planes. Compared with the 3-D full wave modeling results, the curve generated by the cavity model with the complex wave number given in (2) was inaccurate near resonance
frequencies. The cavity modeling results using the propagation
constant given in (8) were in close agreement with the EMAP5
results.
Using the data from EMAP5, the ratio of the tangential to the
normal electric field at the boundary between the power plane
and the dielectric substrate was calculated for the 8-mil board
as
with graphite planes. Fig. 8 plots the magnitude of
a function of frequency at one end of the current strip located at
(0.5594 cm, 0.52 cm). The ratio reaches its maximum around

Fig. 6. EMAP5 mesh around the current strip source of the 8-mil 1.52-cm by
1.02-cm board made from graphite and embedded capacitance material.

Fig. 7. Input Impedance of an 8-mil 1.52-cm by 1.02-cm board made from
graphite and embedded capacitance material.

700 MHz, 2 GHz, and 4 GHz corresponding to the nulls of
the calculated input impedance shown in Fig. 7. Even at these
frequencies, the magnitudes of the tangential electric field are
trivial compared to the magnitudes of the normal electric field.
At the boundary between the power plane and the dielectric substrate, the overall electric field was still nearly perpendicular to
the plane. The field pattern only deviates slightly from the ideal
field pattern supported by a structure made of perfect conducting
planes. As a result, this board can still be safely approximated
as a TM cavity, and good agreement between the impedance
calculated by the cavity model and the full wave modeling code
should be expected.
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TABLE I
EMBEDDED CAPACITANCE MATERIALS EVALUATED IN THE STUDY

At the boundary between the power plane and the dielectric substrate, the boundary conditions require that the tangential field
components be continuous across the boundary
(14)
Fig. 8. Ratio of the tangential to the normal electric field around the current
source for an 8-mil 1.52-cm by 1.02-cm board made from graphite and
embedded capacitance material.

So the ratio of the tangential to the normal electric field at the
boundary between the power plane and the dielectric substrate,
, can be found as
(15)

C. Validity of the Cavity Model for Lossy Power-Return Plane
Structures
For cavity resonators with imperfect conductors and lossy
dielectric materials, the ratio of the tangential to the normal
electric field at any point is a complex function of the location due to the boundary conditions imposed at the sidewalls.
To evaluate the impact of the finite conductivity on the field
pattern, it is convenient to view a power-return plane pair as a
closed section of a parallel plate waveguide. For a parallel plate
waveguide, the ratio of the tangential to the normal electric field
at the boundary between the power plane and the dielectric substrate (denoted as in following discussion) can be calculated
from a rigorous field solution in the structure. This ratio can
be used as an indication of how far the field pattern deviates
from the TEM mode supported by a parallel plate waveguide
with perfect conducting planes. It can also be used to determine
whether a power-return plane pair constructed by enclosing a
section of the waveguide with PMC sidewalls can be modeled
as a TM cavity.
Assuming each plane of a parallel plate waveguide is a good
conductor and the plane is much thicker than the skin depth
of the conductor, the tangential electric and magnetic field at
the surface of the conducting planes is related by the surface
impedance of the conductor as
(11)
At any point inside the dielectric substrate, the normal electric
field and the tangential magnetic field are related by
(12)
is the complex permittivity of the dielectric material
where
given by
(13)

Substituting (8) and (14) into (15) yields
(16)
where

is the intrinsic impedance of the lossy dielectric material.
According to (16), no matter how lossy the dielectric substrate is, is zero for a parallel plate waveguide made with perfect conductors. When the planes are not perfect conductors,
is a function of the surface impedance of the conductor, the intrinsic impedance of the dielectric substrate, and the ratio of the
spacing between the planes to the skin-depth of the conductor.
For boards where
(17)
Equation (17) indicates that the magnitude of is proportional
to the surface impedance in these relatively wide structures. For
ultra-thin power-return plane structures where
(18)
The magnitude of actually decreases with decreasing plane
spacing. In general, for two power-return plane structures made
of the same conductor and dielectric substrate, the field pattern
in the thinner board has a smaller deviation from the rigorous
TEM mode than the field pattern in the thicker board.
The ratio of the tangential to the normal electric field
was calculated for parallel plane structures employing four
commercially available embedded capacitance materials.
These materials are listed in Table I. The relative permittivity
and the loss tangent values were measured by the National
Institute of Standards and Technology (NIST) around 1 GHz
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Fig. 9. Magnitude of the tangential to the normal electric field ratio for parallel
plane structures with embedded capacitance materials.

[12]. Assuming the power and the ground planes are made
of copper and the effective conductivity is approximately
ohms/m, the magnitude of was calculated for
each embedded capacitance structure as well as for a 20-mil
,
spacing power-return plane pair with FR4 material (
around 1 GHz). The results are plotted in Fig. 9.
For all four types of embedded capacitance materials, the ratio
of the tangential to the normal electric field at the boundary
between the power plane and the dielectric substrate is well
below 10 up to 5 GHz.

IV. CONCLUSION
A simple cavity model was used to characterize power-return
plane structures where the board resonances are significantly
damped or essentially eliminated due to dielectric losses or conductive losses. For power-return plane structures with imperfect
conductor and imperfect dielectric substrates, the impedance
expression must be modified by replacing the real-valued wave
number with a complex propagation constant that incorporates
the dielectric and conductive losses. The complex propagation
constant for a parallel plate structure can be derived from the
lumped-element circuit of a radial transmission line without
specific limitations on the thickness and the loss tangent of the
dielectric substrate. With this complex propagation constant,
the cavity model can be applied to the lossy power-return
plane structures that are found in boards employing embedded
capacitance.
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